Abstract-This letter presents a new edge termination technique named a hybrid junction termination extension (Hybrid-JTE), which combines ring-assisted JTE and multiple floating zone JTE. Based on the parameters of the drift layer specified by the wafer vendor, the measured breakdown voltage of the fabricated p-i-n diode using the Hybrid-JTE is as high as 5450 V, which is close (∼99%) of the ideal parallel plane p-n junction. Furthermore, measured breakdown voltages from randomly chosen 32 p-i-n diodes across the wafer show very tight distribution: 29 diodes provide breakdown voltages higher than 5000 V at 100 µA.
voltage over a wide range of JTE dose. A similar structure was proposed for the same purpose as described above [8] . However, the design methodology of the edge termination structure in [8] is quite different from the proposed Hybrid-JTE in this letter and the experimental results in [8] fail to demonstrate the designed blocking performance. The highest breakdown voltage (∼1200V) in [8] was only about 50% of the ideal parallel plane breakdown voltage based in the specified parameters of the drift layer [9] .
This letter aims to provide a detailed design approach to accomplish a highly efficient Hybrid-JTE edge termination structure for 4500V rating 4H-SiC devices for the first time. A conventional FFR structure that consumes the same area was designed and fabricated at the same time for a comparison purpose.
II. DEVICE AND FABRICATION OF THE
PROPOSED HYBRID-JTE Fig. 1(a) shows the proposed Hybrid-JTE structure that simply combines a RA-JTE and a MFZ-JTE structure. 40μm thick-, 2×10 15 cm −3 doped drift layer was chosen to attain 5500V from a parallel plane p+n diode [1] . 35-FFRs was also designed and optimized based on extensive 2-D simulations ( Fig. 1(b) ). Total width for both Hybrid-JTE and FFRs is 180μm. Each RA-and MFZ-JTE is designed exclusively and then combined to create the proposed Hybrid-JTE structure. The first step is to design SZ-JTE with proper width. As shown in Fig. 2 , there is a sharp peak of breakdown voltage with the optimized dose of 1×10 13 cm −2 . It should be noted that it is difficult to attain stable breakdown voltages using the SZ-JTE because of the narrow process latitude. On the one hand, in the SZ-JTE structure, if the dose is too low, electric field at location 'A' in Fig. 1(a) would be the highest provoking a premature breakdown. In order to relieve the electric field crowding at 'A', floating field rings are inserted in the SZ-JTE achieving a ring assisted JTE (RA-JTE). 6-, 3μm-wide concentric rings were placed in the SZ-JTE. The spacing between each ring is gradually increased in a manner that S n = S 1 + (n − 1) × S i , where S 1 is the first spacing, and S i is the incremental spacing. The RA-JTE was optimized when S 1 = 3μm, and S i = 1μm. With rings in the SZ-JTE structure, one can achieve higher breakdown voltages at lower dose than the optimum JTE dose for the SZ-JTE as shown in Fig. 2 . On the other hand, high dose in SZ-or RA-JTE structures brings about a crowded e-field at the location 'B'. A MFZ-JTE is placed next to the 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. RA-JTE to relieve it, and thus enhance breakdown voltage at higher doses. A systematic methodology for designing a MFZ-JTE is described in [5] . In the MFZ-JTE, a gradual charge distribution is achieved by controlling the width of the discrete implanted regions:
W n =W 1 /α (n−1). The width of discrete charge zone (W n ) is decreased by the ratio of alpha. In this case, alpha of 1.07 was used for the optimization of 10-zone in 90μm total width of MFZ-JTE. Having the optimized RA-JTE and MFZ-JTE in a separate simulation, the Hybrid-JTE can now be designed by simply placing the RA-JTE near the P+ main junction, and the MFZ-JTE next to the RA-JTE. Simulated electric fields at the junction depth in the Hybrid-JTE structure with doses 9×10 12 cm −2 and 1.25×10 13 cm −2 are depicted in the insets of Fig. 1(a) . In both cases, the electric field is well shared showing multiple peaks and uniformly distributed. From Fig. 2 , it is interesting to observe the superposition of simulated breakdown voltages of the RA-and MFZ-JTE matches with the simulated breakdown voltage for the Hybrid-JTE.
35 rings were also designed as a conventional FFRs approach for a comparison with the proposed Hybrid-JTE as shown in Fig. 1(b) . Each ring is 3μm-wide, and placed using the same methodology used in the design of rings in RA-JTE. The optimized first spacing, S 1 = 0.6μm, and the incremental spacing, S i = 0.08μm. The optimized first spacing is narrower than the critical dimension (0.8μm) which the photolithography tool is capable such that the first two spacing were Simulated breakdown voltages of SZ-JTE, RA-JTE, MFZ-JTE, and Hybrid-JTE. Each structure was optimized individually to produce the Hybrid-JTE. For a comparison purpose, standalone SZ-and RA-JTE with W jte = 120μm, and the MFZ-JTE with W jte = 90μm, 180μm are also shown. Experimental data are also shown by '×'. It is important to note that the actual doses (×) are lower than the implanted doses (+). Assuming about 70% activation rate, measured breakdown voltages (shown by '×') are well matched with simulated values. Simulation parameters were calibrated to match with Konstantinov's impact ionization coefficient and model [9] . Anisotropy of the avalanche breakdown and impact ionization were not considered [11] . compromised to 0.8μm. The simulated breakdown voltage with optimized 35-ring is 4570V.
A 40μm thick, 2×10 15 cm −3 doped n-type epitaxial layer on a 6-inch, n+ 4H-SiC substrate was used to fabricate PiN diodes terminated with the Hybrid-JTE and FFRs. The size for the active area of the fabricated PiN diode is 4.5mm 2 . The P+ main junction and FFRs was implanted by series implants of aluminum with a total dose of 1×10 15 cm −2 and a maximum energy of 150keV. The Hybrid-JTE regions were formed by aluminum ion implantation with two different total doses. The implant doses used in the Hybrid-JTE design were 1.3×10 13 cm −2 , and 1.8×10 13 cm −2 . The implantation steps were followed by a 1650°C, 10min activation anneal with a carbon cap. An interlayer dielectric was deposited and etched to open the ohmic area. Ni was deposited on the frontside and patterned, followed by a RTA. Backside metal contact was also formed by Ni and the same RTA process. 4μm thick Al-based metal was used for the anode metal. Frontside was passivated by nitride and polyimide. Fig. 3 shows measured reverse blocking characteristics of the fabricated PiN diodes with the proposed Hybrid-JTE structures and FFRs. The maximum breakdown voltage achieved by using the Hybrid-JTE was 5450V at anode current of 100μA, which is 99% of the ideal value for a 1-D structure calculated using Konstantinov's form for the critical electric field [9] for our structure [1] . Diodes with implanted at both 1.3×10 13 cm −2 and 1.8×10 13 cm −2 in the JTE regions show very similar behaviors. From most of dies, the leakage current is maintained very low up to 4000V. In contrast, the maximum breakdown voltage from the PiN diode with FFRs was 4160V. Furthermore, a significant increase in leakage current is observed at relatively low voltage at ∼2000V. In Fig. 2 , simulated and measured breakdown voltages of the Hybrid-JTE are compared. Assuming 70% activation efficiency, the measured breakdown voltages are well matched with the simulated values. From this comparison, it is demonstrated that the Hybrid-JTE provides wide process latitude that cannot be accomplished by a stand-alone MFZ-JTE or SZ-/RA-JTE.
III. EXPERIMENTAL RESULTS AND DISCUSSIONS
It is very important to investigate the distribution of measured breakdown voltages for a high yield of good dies and thus to reduce the chip cost. Fig. 4 depicts the cumulative distribution of breakdown voltages measured on 32-PiN diodes with the Hybrid-JTE. As shown, both structures with different doses show very tight distribution. All dies provide >4500V, and about 90% of them accomplished >5000V.
It is known that the width of JTE-based edge termination structures should be sufficient in order to guarantee reliable blocking performances. It is reported that JTE width needs to be at least 3 times larger in dimension than that of the drift thickness [10] . The total width used for the Hybrid-JTE in this study is 180μm (4.5× of the drift layer thickness) which is reasonably comparable to that of well-designed SZ-JTE.
IV. CONCLUSION
A new JTE-based edge termination structure for SiC devices was proposed in this letter. The Hybrid-JTE is composed of RA-JTE, and MFZ-JTE to benefit from both structures. It was experimentally demonstrated that the Hybrid-JTE provides a nearly ideal breakdown voltage with tight distribution across the wafer. In addition, wider range of JTE implant doses were allowed for achieving high breakdown voltages using the Hybrid-JTE. In conclusion, the proposed structure enables a high process, and device yield which are urgently required for SiC technology.
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